bouffalo-port

Port OpenWatt to Bouffalo BL808 and BL618 with Makefile builds and XRAM IPC.

2|Updated Sep 15, 2023
One-click install
npx skills add https://github.com/open-watt/openwatt --skill bouffalo-port
Or copy as Structured Prompt for Agent
Please help me install this Agent Skill.
Skill: bouffalo-port
Source: https://github.com/open-watt/openwatt/tree/main/.claude/skills/bouffalo-port
Command: npx skills add https://github.com/open-watt/openwatt --skill bouffalo-port

SYSTEM DOCUMENTATION & REQUIREMENTS

What problem does it solve?

Bouffalo port for OpenWatt provides end-to-end Bouffalo platform support for building, flashing, and debugging OpenWatt on BL808/BL618 devices, including bare-metal D runtime concerns and dual-core IPC.

Core Features & Use Cases

  • Build commands for BL808 D0, BL808 M0, and BL618 targets with specific configuration options.
  • Platform files, boot/runtime considerations (PSRAM vs XIP, memory regions, IPC via XRAM), and dual-core architecture.
  • Real-world use: port a Bouffalo-based OpenWatt instance to a new board, fix bare-metal startup issues, and debug RISC-V startup/memory/interrupt stacks.

Quick Start

Follow the provided Makefile instructions to build for your Bouffalo device and flash to the board.

Frequently Asked Questions about bouffalo-port

High-intent search queries and answers about installing and using this skill.

FAQPage Schema
How do I build and flash a bare-metal RISC-V image for Bouffalo BL808 devices?

To build and flash bare-metal RISC-V images for Bouffalo BL808 devices, you use Makefile-based build commands targeting BL808 D0 or BL808 M0 cores. This process compiles platform-specific linker and configuration files, generating binaries ready to flash onto the board.

What is dual-core XRAM IPC and how does it work on BL808?

Dual-core XRAM IPC on BL808 is the inter-process communication mechanism linking the D0 and M0 cores via shared XRAM memory regions. It enables coordinated bare-metal startup and runtime operations by mapping specific memory layouts for data exchange between the two RISC-V cores.

Can I use Makefile builds to configure PSRAM and XIP memory regions for BL618?

Yes, you can use Makefile builds to configure PSRAM and XIP memory regions for BL618. The porting process requires platform-specific linker and configuration files to accurately map these memory regions, ensuring correct bare-metal boot sequences and runtime memory allocation.

Why does my bare-metal RISC-V startup fail during Bouffalo hardware porting?

Bare-metal RISC-V startup fails during Bouffalo hardware porting usually due to incorrect memory layout mapping or missing boot sequence integration. Debugging requires examining platform-specific linker files, verifying PSRAM versus XIP configurations, and checking interrupt stacks for the BL808 or BL618 target.

What's the best way to debug RISC-V startup and interrupt stacks on Bouffalo hardware?

The best way to debug RISC-V startup and interrupt stacks on Bouffalo hardware is by analyzing the platform-specific boot sequence and memory layout mapping. You inspect linker configurations for BL808 D0, M0, or BL618 targets to trace bare-metal initialization and resolve IPC or memory conflicts.