Automate DFT flows including scan insertion, ATPG, MBIST, and JTAG.
npx skills add https://github.com/chuanseng-ng/digital-chip-design-agents --skill dft
Please help me install this Agent Skill. Skill: dft Source: https://github.com/chuanseng-ng/digital-chip-design-agents/tree/main/plugins/dft/skills/dft Command: npx skills add https://github.com/chuanseng-ng/digital-chip-design-agents --skill dft
This Skill automates the Design for Test (DFT) process, from architecture planning to ATPG pattern generation, ensuring that chips are testable in manufacturing.
Run the DFT skill to plan the DFT architecture for your design.
High-intent search queries and answers about installing and using this skill.
Automating scan insertion and ATPG pattern generation involves planning the DFT architecture, inserting scan chains, and generating test patterns using EDA tools like TetraMAX ATPG and Modus Test to ensure chip testability. This Skill orchestrates the complete flow from architecture planning through sign-off.
Yes, the DFT flow supports both open-source and proprietary EDA tools. It integrates with Yosys and OpenROAD alongside industry-standard tools like TetraMAX ATPG, Modus Test, and Tessent to provide flexible chip testability analysis and pattern generation.
The best way to set up JTAG boundary scan and MBIST for embedded memories is to follow a structured DFT architecture plan. This Skill guides the complete flow, integrating BIST insertion and JTAG setup with tools like Tessent to verify chip testability.
Yes, you can use Yosys and OpenROAD within this DFT flow. They are integrated alongside proprietary tools to support DFT architecture planning, scan insertion, and testability analysis, providing an open-source path for chip testability verification.
You need Design for Test processes to ensure chips are testable in manufacturing. Implementing DFT architecture planning, scan insertion, and ATPG pattern generation identifies manufacturing defects, verifying chip testability before production sign-off.
232322336666Verify RTL-to-gate equivalence on a remote Linux server with Synopsys Formality.
ShenShan123Create PyTorch-Geometric graph datasets from GDSII files for ML training.
ShenShan123Automate EDA signoff from RTL to GDS with DRC, LVS, and RCX verification.
KishoreDamamDiagnose DFT insertion and ATPG coverage problems in VLSI RTL designs.
