Generate a complete UVM DV testbench scaffold from a DUT specification.
npx skills add https://github.com/rajivhasija79-bit/DV-Skills --skill dv-tb-scaffold
Please help me install this Agent Skill. Skill: dv-tb-scaffold Source: https://github.com/rajivhasija79-bit/DV-Skills/tree/main/skills/dv-tb-scaffold Command: npx skills add https://github.com/rajivhasija79-bit/DV-Skills --skill dv-tb-scaffold
dv-tb-scaffold automates the creation of a complete, production-grade UVM DV testbench scaffold from a DUT specification. It identifies unique VIP protocols in the DUT interface list, generates fully parameterized VIP components (driver, monitor, sequencer, sequence item, config, agent, functional coverage, base sequences), creates a UVM RAL model from a register map, builds the top-level environment (env, env_cfg, scoreboard, reference model, virtual sequencer), and produces a DUT RTL stub ready for immediate compilation in SystemVerilog/UVM.
Provide the DUT interface list and register map (or run the S5 flow) to generate a complete DV testbench scaffold.
High-intent search queries and answers about installing and using this skill.
You can auto-generate a complete UVM testbench by providing a DUT interface list and register map, which produces parameterized VIPs, a RAL model, and a ready-to-run dv/ directory.
Scaffolding a SystemVerilog DV environment supports AXI, AHB, APB, SPI, I2C, UART, TileLink, and proprietary protocols by generating fully parameterized VIP components like drivers, monitors, and sequencers.
Yes, you can generate a UVM RAL model from a register map and a DUT RTL stub for immediate compilation, allowing rapid testbench bring-up before the actual RTL is fully available.
Yes, the generated UVM environment includes the full hierarchy: an environment configuration, scoreboard, reference model, and virtual sequencer, creating a production-grade testbench scaffold.
You need a DUT interface list and a register map, or alternatively the S1/S2/S3/S4 flow outputs, to scaffold the complete UVM DV testbench and generate the dv_tb_data.json artifact.
WaterplanAISimulate command execution in dry-run mode to prevent file modifications.
chuanseng-ngAutomate UVM-based functional verification workflows for digital chip designs.
tangyangchao578-artBuilds IEEE-compliant UVM verification environments from validation plans to functional coverage.
KishoreDamamImplement UVM 1.2 SystemVerilog testbench coding patterns for sequences, drivers, and scoreboards.
