Lint SystemVerilog files with Verilator and categorize errors and warnings.
npx skills add https://github.com/RedClaus/cortex --skill gf-lint-redclaus
Please help me install this Agent Skill. Skill: gf-lint Source: https://github.com/RedClaus/cortex/tree/main/core/plugins/gateflow/skills/gf-lint Command: npx skills add https://github.com/RedClaus/cortex --skill gf-lint-redclaus
This Skill automates the process of linting SystemVerilog code, providing structured output that can be easily parsed by orchestration tools, thereby improving code quality and development efficiency.
Run the gf-lint skill on the files rtl/top.sv and rtl/core.sv.
High-intent search queries and answers about installing and using this skill.
You can automate SystemVerilog linting by running Verilator checks that output a structured, parseable result block. This enables automated code quality verification directly within your CI/CD pipeline.
The best way to get structured output from Verilator lint checks is to use a linting skill that categorizes errors and warnings into a parseable block. This structured format includes explanations for common SystemVerilog issues for easier orchestration.
To fix common SystemVerilog linting warnings, you can reference the predefined mapping of warning types provided during the lint process. This mapping offers specific explanations and suggested resolutions for each identified issue.
Yes, you can lint multiple SystemVerilog files without specifying each one because the linting process supports auto-detection. If no files are provided, the tool automatically detects and processes the available SV files.
Verilator linting categorizes issues into distinct errors and warnings to provide clear prioritization. This classification helps developers focus on critical errors first before addressing less severe SystemVerilog warnings.
codejunkie99Lint SystemVerilog code with Verilator and produce categorized warnings and errors.
mahg-esDesign and enforce CI/CD quality gates for code, tests, security, build, E2E, and performance.
codejunkie99Generate SystemVerilog testbench templates with clock, reset, and assertion patterns.
RedClausGuide SystemVerilog testbench design with layered architectures and verification methodologies.
