Automate transistor characterization and sizing with the gm/ID methodology.
npx skills add https://github.com/Arcadia-1/gmoverid-skill --skill gmoverid
Please help me install this Agent Skill. Skill: gmoverid Source: https://github.com/Arcadia-1/gmoverid-skill/tree/main/gmoverid Command: npx skills add https://github.com/Arcadia-1/gmoverid-skill --skill gmoverid
This Skill automates the complex process of characterizing transistor behavior and sizing devices using the advanced gm/ID methodology, replacing error-prone manual calculations with simulation-driven insights.
GmIdTable) to look up device parameters and automatically size transistors based on target specifications like Id, W, fT, or gm·ro.GmIdTable API to find the optimal W/L ratio and bias point, ensuring the design meets performance goals across different technology nodes.Use the gmoverid skill to size an NMOS transistor with a target gm/ID of 15 V^-1 and a drain current of 100 microamps.
High-intent search queries and answers about installing and using this skill.
You can size a transistor using the gm/ID methodology by utilizing a Python API to look up device parameters and derive optimal dimensions automatically based on target specifications like drain current, speed, and gain.
The gm/ID methodology is an advanced approach for analog circuit design that uses simulation-driven insights to characterize transistor behavior and replace error-prone manual calculations for optimal device sizing across different technology nodes.
Yes, you can simulate transistor characterization across multiple technology nodes including PTM 180nm, 45nm, and 22nm HP nodes using built-in model files to generate standard performance plots like IV and gate capacitance curves.
To find the optimal W/L ratio for an NMOS transistor, you can query a design API with your target gain and bandwidth specifications to retrieve the optimal transistor dimensions and bias point from pre-characterized simulation data.
No, it does not require external simulation files because it supports PTM 180nm, 45nm, and 22nm HP nodes with built-in model files to automatically generate detailed gm/ID curves and standard characterization plots.
Arcadia-1Run ngspice analog circuit simulations with PTM transistor models.
CognitohazardCreate and debug ngspice circuit simulation netlists and analysis workflows.
Dropio12Automate SPICE simulations for KiCad schematics and generate verification reports.
Arcadia-1Provide PTM MOSFET models for ngspice and HSPICE circuit simulation.