skills.rest
nandha-krishnan-m
nandha-krishnan-mCOMMUNITY
Explore all skills by this author →
GitHub

verilog-hdl

Generate synthesizable Verilog RTL modules and debug race conditions, latch inference, and sim-vs-synth mismatches.

4|1|Updated Apr 15, 2026
Search Tags:#debugging#rtl#fsm#testbench#synthesizable#verilog
One-click install
npx skills add https://github.com/nandha-krishnan-m/Verilog-Skill-for-Claude --skill verilog-hdl
Or copy as Structured Prompt for Agent▼
Please help me install this Agent Skill.
Skill: verilog-hdl
Source: https://github.com/nandha-krishnan-m/Verilog-Skill-for-Claude/tree/main
Command: npx skills add https://github.com/nandha-krishnan-m/Verilog-Skill-for-Claude --skill verilog-hdl

SYSTEM DOCUMENTATION & REQUIREMENTS

💡 This Skill includes references (resource) components.

What problem does it solve?

This skill provides a design-oriented Verilog HDL environment for RTL engineers, delivering synthesizable code, debugging guidance, and verification support to streamline end-to-end hardware design workflows.

Core Features & Use Cases

  • Synthesizable Verilog generation and review with RTL patterns, FSMs, and testbenches
  • Debugging assistance focusing on race conditions, latch inference, and simulation-to-synthesis mismatches
  • Verification support through design checks, synthesis constraint guidance, and reference-backed hardware design practices

Quick Start

Load Skill.md into Claude and provide an RTL-related request, for example, 'Design a synthesizable FSM for UART'.

Frequently Asked Questions about verilog-hdl

High-intent search queries and answers about installing and using this skill.

FAQPage Schema
How do I generate synthesizable Verilog RTL for an FSM without causing latch inference?▼

Synthesizable Verilog RTL generation requires synthesis-safe coding patterns to prevent latch inference. This skill provides hardware-aware guidance by applying explicit checks for race conditions and latch inference during always block construction.

How do I debug Verilog simulation vs synthesis mismatches in my testbench?▼

Debugging sim-vs-synth mismatches requires analyzing timing constraints and always block behavior. This skill identifies race conditions and synthesis-safe coding violations that cause behavioral differences between simulation and synthesis.

What is the best way to verify timing and synthesis constraints across an FPGA project?▼

Verifying timing and synthesis constraints involves checking RTL patterns against hardware design practices. This skill provides design checks and reference-backed constraint guidance to validate ASIC and FPGA project correctness.

Can I use this for both ASIC and FPGA Verilog design workflows?▼

Yes, this skill applies synthesizable Verilog generation and verification across both ASIC and FPGA projects. It delivers synthesis-aware guidance tailored to each platform's specific timing and constraint requirements.

Why does my Verilog testbench pass simulation but fail synthesis checks?▼

Testbench simulation passing while synthesis fails usually stems from non-synthesizable constructs or race conditions. This skill detects sim-vs-synth mismatches by reviewing always blocks for latch inference and synthesis-safe coding compliance.

Related Skills

Explore More Software Engineering Skills→
EriemonEriemon
214

erie-verilog-generator

Generate and validate synthesizable Verilog-2001 RTL from hardware requirements.

Community
Advanced
pjy4617pjy4617

vivado-impl

Automate Vivado place-and-route from synthesis checkpoints using TCL.

Community
Advanced
codejunkie99codejunkie99
3

SystemVerilog Verification

Apply SystemVerilog assertions, covergroups, and testbench templates to validate RTL designs.

Community
Intermediate
ulf1ulf1

324-pytorch-to-vhdl

Convert PyTorch neural networks into synthesizable VHDL with fixed-point quantization.

Community
Advanced