@againstwar
Showing 2 vetted skills indexed across 1 GitHub repositories.
Analyze Verilog, SystemVerilog, and VHDL failures to produce ranked root-cause hypotheses.
Generate minimal HDL patches for localized RTL design bugs with structured verification.
