@londey
Showing 1 vetted skills indexed across 1 GitHub repositories.
Enforce consistent Verilog and SystemVerilog coding style for Verilator linting and Yosys synthesis.
