NANDHA KRISHNAN M

verilog-hdl

Generate synthesizable Verilog RTL modules and debug race conditions, latch inference, and sim-vs-synth mismatches.