EriemonEriemonCommunityยท1 Agent Skills Included

verilog-generator

Generate, review, and repair readable Verilog-2001 RTL

Generates synthesizable Verilog-2001 RTL modules from plain design requirements, with spec documents and WaveDrom timing previews. Reviews existing RTL for reset, handshake, width, naming, and synthesis risks, and repairs designs from real compiler or simulator logs. Adds semantic comments without changing logic and runs strict quality gates so unverified checks are never reported as passed.
npx skills add Eriemon/verilog-generator --all -g -y

All Skills in This Repository (1)

Pure Emerald Level Indicators

Frequently Asked Questions

FAQPage Schema
How to install Verilog Generator?โ–ผ

Run `npx skills add Eriemon/verilog-generator --all -g -y` in your terminal to install the skill globally. After installation, call it with `$readable-verilog-generator` or describe your Verilog task directly.

How to generate Verilog RTL from a text requirement?โ–ผ

Describe the module's purpose, ports, clock and reset behavior, and timing rules. The skill shows a spec and WaveDrom behavior preview for your confirmation before writing the final synthesizable Verilog-2001 code.

Can it review or fix my existing Verilog code?โ–ผ

Yes. It performs read-only reviews of reset behavior, handshakes, widths, and naming, and can repair a design using real compiler, linter, or simulator logs with evidence-backed minimal changes.

Does Verilog Generator work with Claude Code and Codex?โ–ผ

Yes. It follows the universal SKILL.md standard and supports Codex, Claude, Gemini, and DeepSeek harnesses out of the box.

Can it run simulations or synthesis checks?โ–ผ

It can prepare testbench scaffolds and run Vivado xsim, iverilog, or yosys checks when the tools are available. Results from checks that did not actually run are never reported as passed.

Related Repositories in Software Engineering

View All in Software Engineeringโ†’