skills.rest
ArabelaTso
ArabelaTsoCOMMUNITY
Explore all skills by this author →
WebsiteGitHub

rtl-specification-consistency-checker

Verify hardware specifications against Verilog, VHDL, or SystemVerilog RTL implementations.

142|14|Updated Feb 14, 2026
Search Tags:#systemverilog#verilog#hardware design#vhdl#rtl verification#hardware specification#consistency checker
One-click install
npx skills add https://github.com/ArabelaTso/Skills-4-SE --skill rtl-specification-consistency-checker
Or copy as Structured Prompt for Agent▼
Please help me install this Agent Skill.
Skill: rtl-specification-consistency-checker
Source: https://github.com/ArabelaTso/Skills-4-SE/tree/main/skills/rtl-specification-consistency-checker
Command: npx skills add https://github.com/ArabelaTso/Skills-4-SE --skill rtl-specification-consistency-checker

SYSTEM DOCUMENTATION & REQUIREMENTS

💡 This Skill includes references (resource) components.

What problem does it solve?

This Skill automates the critical process of verifying that hardware Register-Transfer Level (RTL) implementations accurately match their high-level functional and timing specifications, catching costly design errors early.

Core Features & Use Cases

  • Requirement Extraction: Parses hardware specifications to identify and formalize behavioral requirements.
  • RTL Mapping: Maps these requirements to corresponding signals, logic, and states within the RTL code.
  • Consistency Checking: Systematically verifies if the RTL behavior satisfies each requirement, classifying them as satisfied, violated, underspecified, or uncheckable.
  • Violation Reporting: Generates detailed reports for any discrepancies, including root cause analysis and suggested fixes.
  • Use Case: When a hardware design team suspects their Verilog implementation of a complex bus protocol might not fully adhere to the protocol's timing or functional rules, they can use this Skill to systematically check every specified rule against the RTL code.

Quick Start

Use the rtl-specification-consistency-checker skill to check the consistency between the specification document 'design_spec.md' and the RTL code in the directory '/path/to/rtl/project'.

Frequently Asked Questions about rtl-specification-consistency-checker

High-intent search queries and answers about installing and using this skill.

FAQPage Schema
How do I verify RTL against a hardware specification?▼

To verify RTL against a hardware specification, you map extracted behavioral, timing, and safety requirements to Verilog, VHDL, or SystemVerilog code, classifying each as satisfied, violated, or underspecified to catch design errors early.

Can I check SystemVerilog code for protocol timing violations automatically?▼

Yes, you can check SystemVerilog code for protocol timing violations by systematically verifying functional and liveness properties against the RTL, generating detailed reports with root cause analysis and suggested fixes for any discrepancies.

What is the best way to find underspecified requirements in VHDL?▼

Finding underspecified requirements in VHDL involves parsing high-level specifications to formalize behavioral rules, mapping them to logic states, and classifying uncheckable or missing implementations to identify gaps in the hardware design.

How do I extract hardware design requirements from a specification document?▼

Extracting hardware design requirements from a specification document involves parsing the provided formats to identify and formalize behavioral and timing rules, which are then prepared for mapping to corresponding signals and logic within the RTL.

Does RTL verification work with both Verilog and VHDL implementations?▼

Yes, RTL verification works with both Verilog and VHDL implementations, systematically mapping extracted specification requirements to the respective codebases to verify behavioral consistency across functional, timing, safety, and liveness properties.

Related Skills

Explore More Software Engineering Skills→
RedClausRedClaus

gf-plan

Generate RTL implementation plans for SystemVerilog hardware designs.

Community
Advanced
glowingkittyglowingkitty
43

openmates:fix-tests

Triage failing test runs into root-cause groups and apply targeted fixes.

Community
Intermediate
codejunkie99codejunkie99
3

SystemVerilog Testbench Patterns

Generate SystemVerilog testbench templates with clock, reset, and assertion patterns.

Community
Basic
pjy4617pjy4617

tb-review

Define a standardized testbench review checklist for Verilog/VHDL validation.

Community
Intermediate