@aryaman9999
Showing 2 vetted skills indexed across 1 GitHub repositories.
Automate end-to-end Verilog/SystemVerilog verification with linting, simulation, and reporting.
Generate and run cocotb-driven pyUVM testbenches for Verilog/SystemVerilog DUTs with Icarus Verilog.
