Compile and run HDL simulations across Verilator, VCS, and Xcelium.
npx skills add https://github.com/dv-flow/dv-flow-libhdlsim --skill hdl-simulation
Please help me install this Agent Skill. Skill: hdl-simulation Source: https://github.com/dv-flow/dv-flow-libhdlsim/tree/main/docs Command: npx skills add https://github.com/dv-flow/dv-flow-libhdlsim --skill hdl-simulation
HDL design teams struggle to configure and run simulations across different toolchains and simulators, causing setup overhead and slow iteration.
Configure a project to compile HDL sources and run simulations using the hdlsim package.
High-intent search queries and answers about installing and using this skill.
To run HDL simulations across multiple simulators, use a unified workflow with abstract tasks that plug in simulator-specific implementations for Verilator, VCS, and Xcelium without changing project code.
Configuring a simulator-agnostic HDL simulation workflow involves using reusable data types for compile, elaboration, and run arguments to enforce a consistent dataflow interface across different simulator backends.
Yes, this HDL simulation workflow supports Xcelium, Verilator, and VCS backends, enforcing a consistent dataflow interface for arguments, libraries, and run controls across all supported simulators.
You can customize compile and elaboration arguments for HDL simulations per project by using reusable data types designed to define build, elaboration, and run controls within the unified workflow.
Setting up HDL simulations across different toolchains causes slow iteration due to the overhead of configuring separate simulator environments, which a unified workflow solves by abstracting build and run tasks.
decoutkhanqindevConvert Figma, Stitch, and Claude Design files into Kotlin Compose design tokens.
xsw632Analyze failed hardware simulation logs to identify root causes.
chuanseng-ngAutomate UVM-based functional verification workflows for digital chip designs.
Shinei-Nouzen-ArchPlan and execute Vivado simulations for behavioral, post-synthesis, and timing verification.
