skills.rest
YuunqiLiu
YuunqiLiuCOMMUNITY
Explore all skills by this author →
GitHub

rtl-coding-style

Enforces consistent formatting and naming standards for RTL designs.

1|4|Updated Feb 11, 2023
Search Tags:#naming-conventions#code-review#style-guide#coding-style#rtl#systemverilog#verilog
One-click install
npx skills add https://github.com/YuunqiLiu/RTLCodingStyle --skill rtl-coding-style-yuunqiliu
Or copy as Structured Prompt for Agent▼
Please help me install this Agent Skill.
Skill: rtl-coding-style
Source: https://github.com/YuunqiLiu/RTLCodingStyle/tree/main/skill
Command: npx skills add https://github.com/YuunqiLiu/RTLCodingStyle --skill rtl-coding-style-yuunqiliu

SYSTEM DOCUMENTATION & REQUIREMENTS

What problem does it solve?

Inconsistent RTL coding styles lead to hard-to-maintain Verilog/SystemVerilog code. This guide provides a comprehensive set of rules to standardize indentation, naming, module structure, and generation practices.

Core Features & Use Cases

  • Clear indentation and block alignment rules to improve readability.
  • Consistent naming and prefix conventions for signals and modules to reduce confusion across teams.
  • Guidance for generate constructs, parameter usage, and struct typedefs to ensure scalable, maintainable RTL designs.

Quick Start

Apply the RTL coding style guide to a sample Verilog module to see immediate improvements in formatting and naming.

Frequently Asked Questions about rtl-coding-style

High-intent search queries and answers about installing and using this skill.

FAQPage Schema
How do I enforce a consistent RTL coding style for SystemVerilog projects?▼

To enforce consistent RTL coding style, apply standardized rules for indentation, naming prefixes, and module structure during code generation and review. This ensures readability and maintainability across Verilog and SystemVerilog design projects.

What are the standard naming conventions for Verilog signals and modules?▼

Standard naming conventions for Verilog involve applying consistent prefixes and signal names to reduce confusion across teams. Enforcing these rules during code generation and review ensures scalable and maintainable hardware designs.

How do I check style conformance for SystemVerilog generate constructs and parameters?▼

You can check style conformance for SystemVerilog generate constructs and parameters by applying specific hardware guidelines during code review. This enforces proper usage of generate blocks, parameter definitions, and struct typedefs for scalable designs.

Can I apply RTL coding style rules to existing Verilog modules?▼

Yes, you can apply RTL coding style rules to existing Verilog modules to see immediate improvements in formatting and naming. The style guide enforces indentation rules, block alignment, and file structure conformance checks.

What is the best way to standardize file structure and indentation in RTL design?▼

The best way to standardize file structure and indentation in RTL design is to apply a comprehensive coding style guide. This enforces clear block alignment rules and consistent module definitions to improve overall code readability.

Related Skills

Explore More Software Engineering Skills→
londeylondey
18

claude-skill-verilog

Enforce consistent Verilog and SystemVerilog coding style for Verilator linting and Yosys synthesis.

Community
Intermediate
babywormbabyworm
43

rtl-p5s-integration-test

Validate cross-module functionality in RTL integration tests.

Community
Advanced
yamato0811yamato0811

development-guidelines

Standardize team development workflows and coding conventions with templates.

Community
Basic
ParadicatParadicat
1

fast-elaborator

Analyze Verilog/SystemVerilog RTL for gate count, logic depth, and flip-flop count using Yosys and OpenSTA.

Community
Intermediate