Convert YAML SVA bodies into SystemVerilog assertions for formal checks.
npx skills add https://github.com/XS-MLVP/UCAgent --skill sva-gen
Please help me install this Agent Skill. Skill: sva-gen Source: https://github.com/XS-MLVP/UCAgent/tree/main/ucagent/lang/zh/skills/formal/sva-gen Command: npx skills add https://github.com/XS-MLVP/UCAgent --skill sva-gen
This skill guides translating .formal_records.yaml's sva_body placeholders into complete SVA assertion code used for formal verification.
Update the SVA body with update_sva_body.py and run the Check workflow to render the latest checker and wrapper.
High-intent search queries and answers about installing and using this skill.
You can generate SystemVerilog assertions from YAML by converting stored sva_body placeholders into complete SVA properties. This workflow uses update_sva_body.py to inject code and renders the final SV files automatically.
The best way to automate SVA property generation is using a template-driven workflow that reads YAML checkpoints and renders them into formal verification assertions. This prevents manual edits and ensures reproducible SV file formatting.
You should avoid manual edits to generated SystemVerilog files because the workflow enforces read-only SV files. Direct modifications bypass YAML-driven template logic and break the reproducible update_sva_body.py validation flow.
Yes, you can use update_sva_body.py to inject SVA code into YAML and trigger the Check tool. This validates formal coverage by rendering checker.sv and wrapper.sv directly from the YAML data.
Yes, the SVA generation workflow requires Jinja2 dependencies to enforce template-driven SVA logic. It uses this engine to render YAML-stored placeholders into fully formed SystemVerilog assertions for formal checks.
codejunkie99Generate SystemVerilog testbench templates with clock, reset, and assertion patterns.
XS-MLVPAnalyze COI coverage data and generate SVA assertions for uncovered signals.
BekaChkhiroDisplay current PlanFlow user data and connection status from the /auth/me response.
codejunkie99Automate SystemVerilog simulation with Verilator and emit GateFlow result blocks.
