Automate pass/fail quality gates for RTL, synthesis, PD, and test artifacts with JSON output.
npx skills add https://github.com/amoslee2026/Babel --skill bb-gate
Please help me install this Agent Skill. Skill: bb-gate Source: https://github.com/amoslee2026/Babel/tree/main/.claude/skills/bb-gate Command: npx skills add https://github.com/amoslee2026/Babel --skill bb-gate
This skill automates the enforcement of a formal pass/fail gate for design artifacts across RTL, synthesis, PD, and test stages, reducing rework and catching regressions early.
Trigger a quality gate by specifying the domain and artifact path, for example, /bb-gate rtl designs/my_design/rtl_artifact.json.
High-intent search queries and answers about installing and using this skill.
You can automate a pass/fail quality gate for RTL and synthesis artifacts by applying predefined criteria like lint cleanliness and timing compliance, outputting a structured JSON summary to block downstream steps on failures.
A unified quality gate for RTL, synthesis, and PD workflows is an automated checkpoint that evaluates design artifacts against predefined criteria, stopping downstream work and surfacing actionable details if checks like DRC/LVS fail.
Yes, you can integrate automated quality checks into your physical design flow by running parameterized gate evaluations on your PD artifacts and parsing the structured JSON output to trigger downstream steps or halt the flow.
To stop downstream synthesis steps when lint failures or timing violations occur, enforce an automated pass/fail gate that evaluates your artifacts and outputs a structured JSON indicating a fail status with actionable rework details.
Yes, the quality gate outputs a structured JSON containing pass status, domain, artifact path, checks, and a summary, enabling seamless CI/CD automation and integration across RTL, synthesis, PD, and test workflows.
ParadicatGenerate floorplan guide documents and SVG diagrams from Verilog/VHDL RTL source code.
cookeyholderAutomate CI/CD quality gates with GitHub Actions templates for lint, type checks, tests, and builds.
ShenShan123Automate EDA signoff from RTL to GDS with DRC, LVS, and RCX verification.
tangyangchao578-artGuide digital IC physical design from floorplanning to GDSII signoff.
