skills.rest
babyworm
babywormCOMMUNITY
Explore all skills by this author →
WebsiteGitHub

rtl-p5s-uvm-verify

Run UVM-based verification on RTL with commercial simulators and merge coverage artifacts.

43|9|Updated Feb 25, 2026
Search Tags:#regression#coverage#vcs#testbench#uvm#questa#xrun
One-click install
npx skills add https://github.com/babyworm/rtl-agent-team --skill rtl-p5s-uvm-verify
Or copy as Structured Prompt for Agent▼
Please help me install this Agent Skill.
Skill: rtl-p5s-uvm-verify
Source: https://github.com/babyworm/rtl-agent-team/tree/main/skills/rtl-p5s-uvm-verify
Command: npx skills add https://github.com/babyworm/rtl-agent-team --skill rtl-p5s-uvm-verify

SYSTEM DOCUMENTATION & REQUIREMENTS

💡 This Skill requires vcs, xrun, vsim, urg, imc, vcover, vlog, vlib, and includes scripts (resource) and references (resource) components.

What problem does it solve?

This skill automates running UVM-based verification on RTL when projects require commercial simulators, removing manual orchestration of compile, multi-seed regression runs, and coverage merging so verification teams can obtain deterministic reports and coverage artifacts quickly.

Core Features & Use Cases

  • Multi-seed regression orchestration: compile the UVM testbench, dispatch multiple random-seed runs in parallel, and collect per-seed results.
  • Commercial simulator support: integrates with VCS, Xcelium (xrun), and Questa (vsim) and selects appropriate compile/run flows.
  • Coverage merge and reporting: merges simulator coverage outputs into a consolidated coverage artifact and generates a regression summary with pass/fail statistics and failed-seed listings.
  • Use Case: run constrained-random UVM tests across many seeds, halt early on high failure rate, and produce merged code and functional coverage for signoff.

Quick Start

Run a multi-seed UVM regression for module top using the commercial simulator vcs and collect merged coverage.

Frequently Asked Questions about rtl-p5s-uvm-verify

High-intent search queries and answers about installing and using this skill.

FAQPage Schema
How do I run multi-seed UVM regression with VCS and merge coverage?▼

Multi-seed UVM regression with VCS automates compilation, parallel random-seed execution, and coverage merging to generate a run summary log and consolidated coverage artifacts for signoff.

Can I use Questa or Xcelium for UVM constrained-random verification?▼

UVM constrained-random verification supports Questa (vsim) and Xcelium (xrun) alongside VCS, automatically selecting the appropriate compile and run flows to execute regressions and collect coverage.

Do I need a commercial simulator license to run UVM coverage regressions?▼

Running UVM coverage regressions requires a licensed commercial simulator binary in PATH and RTL/UVM testbench sources to execute tests and generate merged coverage artifacts.

What outputs are generated from a UVM coverage regression run?▼

A UVM coverage regression run produces a run_summary.log with pass/fail statistics and failed-seed listings, plus merged coverage artifacts in the coverage directory for signoff.

How does multi-seed UVM regression handle high failure rates?▼

Multi-seed UVM regression halts early on high failure rates, stopping subsequent random-seed runs to save compute resources while logging failed-seed listings in the run summary.

Related Skills

Explore More Software Engineering Skills→
babywormbabyworm
43

rtl-p5s-uvm-policy

Enforce UVM naming, coverage, regression, and escalation policies for verification flows.

Community
Advanced
sgcarstrendssgcarstrends
21

coverage-analysis

Analyze Vitest coverage across monorepo packages and generate reports.

Official
Advanced
rajivhasija79-bitrajivhasija79-bit
3

S10 — DV Coverage Closure

Analyze URG reports to classify DV coverage gaps and generate exclusion files.

Community
Advanced
chuanseng-ngchuanseng-ng
180

functional-verification

Automate UVM-based functional verification workflows for digital chip designs.

Community
Advanced