Analyze chip simulation waveform files in VCD, FST, FSDB, and GHW formats.
npx skills add https://github.com/Paradicat/demo --skill wave-reader
Please help me install this Agent Skill. Skill: wave-reader Source: https://github.com/Paradicat/demo/tree/main/agent_pack/skills/wave-reader Command: npx skills add https://github.com/Paradicat/demo --skill wave-reader
This Skill allows for the programmatic reading and analysis of chip simulation waveform files, simplifying debugging and verification processes.
Use the wave_reader skill to open the file 'simulation.vcd' and then query the signal 'system.cpu.pc' at time 1000.
High-intent search queries and answers about installing and using this skill.
To analyze a VCD file for chip simulation debugging, you can programmatically open the waveform, search for specific signals like 'error' or 'status', and query their values at the time of the failure to pinpoint the root cause.
Yes, you can query signal values from FST and FSDB waveform files programmatically. This Skill supports reading and inspecting signal transitions across VCD, FST, FSDB, and GHW formats for chip verification tasks.
The best way to inspect signal transitions in a GHW file is to use a command-line interface tool that facilitates waveform inspection, signal value querying, and hierarchy navigation specifically for chip simulation debugging.
Yes, you need to install and have the wave_reader command-line interface tool accessible in your environment to read waveform files and perform signal analysis, hierarchy navigation, and metadata retrieval.
You can navigate design hierarchy to find specific signals in a chip simulation waveform by using the hierarchy navigation features provided by the wave_reader command-line tool to inspect modules and query values.
pjy4617Automate Verilog/SystemVerilog simulation workflows using Vivado xsim.
cc01ccProduces structured bug root-cause analyses with actionable repair plans and verification steps.
Aryaman9999Automate end-to-end Verilog/SystemVerilog verification with linting, simulation, and reporting.
trace1729Map VCD/FST waveform evidence to Chisel/Scala logic and RTL ownership.
