skills.rest
konosubakonoakua
konosubakonoakuaCOMMUNITY
Explore all skills by this author →
WebsiteGitHub

vivado-analysis

Explain Vivado timing and design analysis reports for convergence decisions.

2|Updated May 6, 2026
Search Tags:#convergence#design-analysis#vivado#timing-analysis#qor#report_timing
One-click install
npx skills add https://github.com/konosubakonoakua/xilinx-skills --skill vivado-analysis-konosubakonoakua
Or copy as Structured Prompt for Agent▼
Please help me install this Agent Skill.
Skill: vivado-analysis
Source: https://github.com/konosubakonoakua/xilinx-skills/tree/main/vivado-analysis
Command: npx skills add https://github.com/konosubakonoakua/xilinx-skills --skill vivado-analysis-konosubakonoakua

SYSTEM DOCUMENTATION & REQUIREMENTS

What problem does it solve?

Interprets Vivado design analysis and timing convergence reports to help engineers quickly identify issues and determine next steps.

Core Features & Use Cases

  • Slack and path interpretation: explains how to read slack, timing paths, and clock uncertainty components.
  • Convergence guidance: provides decision criteria for optimization across synthesis, implementation, and routing.
  • Use Case: after running report_timing, use this guide to decide whether to apply retiming, constraint adjustments, or floorplan changes.

Quick Start

Run a Vivado timing analysis and apply the interpretation steps to choose your next corrective action.

Frequently Asked Questions about vivado-analysis

High-intent search queries and answers about installing and using this skill.

FAQPage Schema
How do I interpret Vivado report_timing_summary to identify setup violations?▼

Vivado report_timing_summary interpretation requires checking negative slack values and path types to identify setup violations. You analyze clock uncertainty components to pinpoint the exact timing failures.

What is timing convergence and how does it work in Vivado?▼

Timing convergence in Vivado is the iterative process of achieving positive slack across implementation phases. It involves interpreting QoR assessment data and applying optimization strategies across synthesis and routing.

How do I use report_qor_suggestions to drive timing convergence?▼

Use Vivado report_qor_suggestions to drive timing convergence by evaluating the generated optimization hints. You apply these suggestions to decide between constraint adjustments, retiming, or floorplan changes.

Can I use this guide for report_design_analysis and Rent analysis in Vivado 2025.2?▼

Yes, this guide applies to interpreting report_design_analysis and Rent analysis in Vivado 2025.2 workflows. It provides guidance on understanding connectivity complexity without executing TCL commands.

What is the best way to resolve CDC and DRC violations reported by Vivado?▼

The best way to resolve CDC and DRC violations is to carefully interpret report_cdc and report_drc outputs. You analyze the identified methodology issues to determine the correct corrective actions.

Related Skills

Explore More Software Engineering Skills→
Shinei-Nouzen-ArchShinei-Nouzen-Arch
156

vivado-analysis

Interpret Vivado timing and QoR reports to guide timing closure decisions.

Community
Advanced
adeleempurpled290adeleempurpled290
27

vivado-analysis

Interpret Vivado design analysis reports and resolve timing closure issues.

Community
Advanced
LNC0831LNC0831
11

qor-report

Generate an FPGA design-health scorecard from Vivado timing, utilization, power, and congestion metrics.

Community
Advanced
Shinei-Nouzen-ArchShinei-Nouzen-Arch
156

vivado-impl

Guide FPGA Vivado implementation decisions for timing closure and resource optimization.

Community
Advanced